首頁>ADC3649IRTDT>規(guī)格書詳情
ADC3649IRTDT中文資料德州儀器數(shù)據(jù)手冊PDF規(guī)格書
廠商型號(hào) |
ADC3649IRTDT |
功能描述 | ADC364x Dual-Channel, 14-Bit 250MSPS and 500MSPS Analog-to-Digital Converter (ADC) |
絲印標(biāo)識(shí) | |
封裝外殼 | VQFN |
文件大小 |
4.40924 Mbytes |
頁面數(shù)量 |
85 頁 |
生產(chǎn)廠商 | Texas Instruments |
企業(yè)簡稱 |
TI【德州儀器】 |
中文名稱 | 美國德州儀器公司官網(wǎng) |
原廠標(biāo)識(shí) | |
數(shù)據(jù)手冊 | |
更新時(shí)間 | 2025-2-3 23:00:00 |
ADC3649IRTDT規(guī)格書詳情
1 Features
? 14-bit, dual channel 250 and 500MSPS ADC
? Noise spectral density: -158.5dBFS/Hz
? Thermal Noise: 74.5dBFS
? Single core (non-interleaved) ADC architecture
? Power consumption:
– 300mW/channel (500MSPS)
– 250mW/channel (250MSPS)
Aperture jitter: 75fs
? Buffered analog inputs
– Programmable 100Ω to 200Ω termination
? Input full scale: 2Vpp
? Full power input bandwidth (-3dB): 1.4GHz
? Spectral performance (fIN = 70MHz, -1dBFS):
– SNR: 73.8dBFS
– SFDR HD2,3: 84dBc
– SFDR worst spur: 90dBFS
? Digital down-converters (DDCs)
– Up to four independent DDCs
– Complex and real decimation
– Decimation: /2, /4 to /32768 decimation
– 48-bit NCO phase coherent frequency hopping
? DDR, Serial LVDS interface
– 14-bit Parallel DDR LVDS for DDC bypass
– 16-bit Serial LVDS for decimation
– 32-bit output option for high decimation
2 Applications
? Software defined radio
? Spectrum analyzer
? Radar
? Spectroscopy
? Power amplifier linearization
? Communications infrastructure
3 Description
The ADC3648 and ADC3649 (ADC364x) are a 14-
bit, 250MSPS and 500MSPS, dual channel analog to
digital converter (ADC). The devices are designed for
high signal-to-noise ratio (SNR) and deliver a noise
spectral density of -158.5dBFS/Hz (500MSPS).
The power efficient ADC architecture consumes
300mW/ch at 500MSPS and provides power scaling
with lower sampling rates (250mW/ch at 250MSPS).
The ADC364x includes an optional quad band
digital down-converter (DDC) supporting wide band
decimation by 2 to narrow band decimation by 32768.
The DDC uses a 48-bit NCO which supports phase
coherent and phase continuous frequency hopping.
The ADC364x is outfitted with a flexible LVDS
interface. In decimation bypass mode, the device
uses a 14-bit wide parallel DDR LVDS interface.
When using decimation, the output data is transmitted
using a serial LVDS interface reducing the number
of lanes needed as decimation increases. For high
decimation rates, the output resolution can be
increased to 32-bit.
供應(yīng)商 | 型號(hào) | 品牌 | 批號(hào) | 封裝 | 庫存 | 備注 | 價(jià)格 |
---|---|---|---|---|---|---|---|
TI(德州儀器) |
23+ |
QFN40EP(5x5) |
7350 |
現(xiàn)貨供應(yīng),當(dāng)天可交貨!免費(fèi)送樣,原廠技術(shù)支持!!! |
詢價(jià) | ||
TI(德州儀器) |
23+ |
QFN40EP(5x5) |
1652 |
原裝現(xiàn)貨,免費(fèi)供樣,技術(shù)支持,原廠對接 |
詢價(jià) | ||
ADI/亞德諾 |
22+ |
66900 |
原封裝 |
詢價(jià) | |||
TI(德州儀器) |
23+ |
WQFN40 |
6000 |
誠信服務(wù),絕對原裝原盤 |
詢價(jià) | ||
AD |
22+23+ |
DIP |
70551 |
絕對原裝正品現(xiàn)貨,全新深圳原裝進(jìn)口現(xiàn)貨 |
詢價(jià) | ||
AD |
21+ |
DIP |
12588 |
原裝正品,自己庫存 假一罰十 |
詢價(jià) | ||
AD |
22+ |
DIP |
25000 |
原裝現(xiàn)貨,價(jià)格優(yōu)惠,假一罰十 |
詢價(jià) | ||
TI德州儀器 |
22+ |
24000 |
原裝正品現(xiàn)貨,實(shí)單可談,量大價(jià)優(yōu) |
詢價(jià) | |||
TI |
23+ |
WQFN-40 |
7520 |
專注配單,只做原裝進(jìn)口現(xiàn)貨 |
詢價(jià) | ||
AD |
/ |
DIP |
1 |
一級(jí)代理,專注軍工、汽車、醫(yī)療、工業(yè)、新能源、電力 |
詢價(jià) |