首頁(yè)>HD74ALVCH16825>規(guī)格書(shū)詳情
HD74ALVCH16825中文資料日立數(shù)據(jù)手冊(cè)PDF規(guī)格書(shū)
相關(guān)芯片規(guī)格書(shū)
更多HD74ALVCH16825規(guī)格書(shū)詳情
Description
The HD74ALVCH16825 improves the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. The device can be used as two 9-bit buffers or one 18-bit buffer. It provides true data. The 3-state control gate is a 2-input AND gate with active low inputs so that if either output enable (OE1 or OE2) input is high, all nine affected outputs are in the high impedance state. Active bus hold circuitry is provided to hold unused or floating data inputs at a valid logic level.
Features
? VCC = 2.3 V to 3.6 V
? Typical VOL ground bounce < 0.8 V (@VCC = 3.3 V, Ta = 25°C)
? Typical VOH undershoot > 2.0 V (@VCC = 3.3 V, Ta = 25°C)
? High output current ±24 mA (@VCC = 3.0 V)
? Bus hold on data inputs eliminates the need for external pullup / pulldown resistors
產(chǎn)品屬性
- 型號(hào):
HD74ALVCH16825
- 制造商:
HITACHI
- 制造商全稱:
Hitachi Semiconductor
- 功能描述:
18-bit Buffers/Drivers with 3-state Outputs
供應(yīng)商 | 型號(hào) | 品牌 | 批號(hào) | 封裝 | 庫(kù)存 | 備注 | 價(jià)格 |
---|---|---|---|---|---|---|---|
HITACHI |
21+ |
SOP20 |
905 |
原裝現(xiàn)貨假一賠十 |
詢價(jià) | ||
HITACIH |
22+23+ |
TSSOP |
33559 |
絕對(duì)原裝正品全新進(jìn)口深圳現(xiàn)貨 |
詢價(jià) | ||
HITACIH |
TSSOP |
68900 |
原包原標(biāo)簽100%進(jìn)口原裝常備現(xiàn)貨! |
詢價(jià) | |||
HITACIH |
24+ |
TSSOP |
6000 |
詢價(jià) | |||
RNS |
1535+ |
3124 |
詢價(jià) | ||||
HITACHI |
2023+ |
SSOP |
50000 |
原裝現(xiàn)貨 |
詢價(jià) | ||
HITACIH |
23+ |
TSSOP |
5000 |
專注配單,只做原裝進(jìn)口現(xiàn)貨 |
詢價(jià) | ||
HITACIH |
23+ |
TSSOP |
5000 |
專注配單,只做原裝進(jìn)口現(xiàn)貨 |
詢價(jià) | ||
RENESAS/瑞薩 |
2021+ |
SOP |
100500 |
一級(jí)代理專營(yíng)品牌!原裝正品,優(yōu)勢(shì)現(xiàn)貨,長(zhǎng)期排單到貨 |
詢價(jià) | ||
HIT |
2001 |
1000 |
原裝正品現(xiàn)貨庫(kù)存價(jià)優(yōu) |
詢價(jià) |