ICS9DB102中文資料瑞薩數(shù)據(jù)手冊PDF規(guī)格書

Description

Output Features

The ICS9DB102 zero-delay buffer supports PCI Express

clocking requirements. The ICS9DB102 is driven by a differential

SRC output pair from an ICS CK410/CK505-compliant main

clock. It attenuates jitter on the input clock and has a selectable

PLL Band Width to maximize performance in systems with or

without Spread-Spectrum clocking.

? 2 - 0.7V current mode differential output pairs (HCSL)

Key Specifications

? Cycle-to-cycle jitter < 35ps

? Output-to-output skew < 25ps

Features/Benefits

? CLKREQ# pin for outputs 1 and 4/output enable for Express

Card applications

? PLL or bypass mode/PLL can dejitter incoming clock

? Selectable PLL bandwidth/minimizes jitter peaking in

downstream PLL’s

? Spread Spectrum Compatible/tracks spreading input clock

for low EMI

? SMBus Interface/unused outputs can be disabled

? Industrial temperature range available