IDT72255LA中文資料瑞薩數(shù)據(jù)手冊(cè)PDF規(guī)格書(shū)

FEATURES

? Choose among the following memory organizations:

IDT72255LA — 8,192 x 18

IDT72265LA — 16,384 x 18

? Pin-compatible with the IDT72275/72285 SuperSync FIFOs

? 10ns read/write cycle time (8ns access time)

? Fixed, low first word data latency time

? Auto power down minimizes standby power consumption

? Master Reset clears entire FIFO

? Partial Reset clears data, but retains programmable settings

? Retransmit operation with fixed, low first word data latency time

? Empty, Full and Half-Full flags signal FIFO status

? Programmable Almost-Empty and Almost-Full flags, each flag

can default to one of two preselected offsets

? Program partial flags by either serial or parallel means

? Select IDT Standard timing (using EF and FF flags) or First

Word Fall Through timing (using OR and IR flags)

? Output enable puts data outputs into high impedance state

? Easily expandable in depth and width

? Independent Read and Write clocks (permit reading and writing

simultaneously)

? Available in the 64-pin Thin Quad Flat Pack (TQFP) and the 64-

pin Slim Thin Quad Flat Pack (STQFP)

? High-performance submicron CMOS technology

? Industrial temperature range (–40°C to +85°C) is available

? Green parts available, see ordering information