P89V51RD2BN中文資料恩智浦?jǐn)?shù)據(jù)手冊(cè)PDF規(guī)格書

General description

The P89V51RB2/RC2/RD2 are 80C51 microcontrollers with 16/32/64 kB flash and

1024 B of data RAM.

A key feature of the P89V51RB2/RC2/RD2 is its X2 mode option. The design engineer

can choose to run the application with the conventional 80C51 clock rate (12 clocks per

machine cycle) or select the X2 mode (six clocks per machine cycle) to achieve twice the

throughput at the same clock frequency. Another way to benefit from this feature is to keep

the same performance by reducing the clock frequency by half, thus dramatically reducing

the EMI.

The flash program memory supports both parallel programming and in serial ISP. Parallel

programming mode offers gang-programming at high speed, reducing programming costs

and time to market. ISP allows a device to be reprogrammed in the end product under

software control. The capability to field/update the application firmware makes a wide

range of applications possible.

The P89V51RB2/RC2/RD2 is also capable of IAP, allowing the flash program memory to

be reconfigured even while the application is running.

Features

- 80C51 CPU

- 5 V operating voltage from 0 MHz to 40 MHz

- 16/32/64 kB of on-chip flash user code memory with ISP and IAP

- Supports 12-clock (default) or 6-clock mode selection via software or ISP

- SPI and enhanced UART

- PCA with PWM and capture/compare functions

- Four 8-bit I/O ports with three high-current port 1 pins (16 mA each)

- Three 16-bit timers/counters

- Programmable watchdog timer

- Eight interrupt sources with four priority levels

- Second DPTR register

- Low EMI mode (ALE inhibit)

- TTL- and CMOS-compatible logic levels

- Brownout detection

- Low power modes

- Power-down mode with external interrupt wake-up

- Idle mode

- DIP40, PLCC44 and TQFP44 packages