首頁(yè)>PCA9541APWSLASH01>規(guī)格書詳情
PCA9541APWSLASH01中文資料恩智浦?jǐn)?shù)據(jù)手冊(cè)PDF規(guī)格書

廠商型號(hào) |
PCA9541APWSLASH01 |
功能描述 | 2-to-1 I2C-bus master selector with interrupt logic and reset |
文件大小 |
220.06 Kbytes |
頁(yè)面數(shù)量 |
41 頁(yè) |
生產(chǎn)廠商 | NXP Semiconductors |
企業(yè)簡(jiǎn)稱 |
nxp【恩智浦】 |
中文名稱 | 恩智浦半導(dǎo)體公司官網(wǎng) |
原廠標(biāo)識(shí) | ![]() |
數(shù)據(jù)手冊(cè) | |
更新時(shí)間 | 2025-4-24 8:30:00 |
人工找貨 | PCA9541APWSLASH01價(jià)格和庫(kù)存,歡迎聯(lián)系客服免費(fèi)人工找貨 |
PCA9541APWSLASH01規(guī)格書詳情
General description
The PCA9541A is a 2-to-1 I2C-bus master selector designed for high reliability dual master I2C-bus applications where system operation is required, even when one master fails or the controller card is removed for maintenance. The two masters (for example, primary and back-up) are located on separate I2C-buses that connect to the same downstream I2C-bus slave devices. I2C-bus commands are sent by either I2C-bus master and are used to select one master at a time. Either master at any time can gain control of the slave devices if the other master is disabled or removed from the system. The failed master is isolated from the system and will not affect communication between the on-line master and the slave devices on the downstream I2C-bus.
Features
2-to-1 bidirectional master selector
I2C-bus interface logic; compatible with SMBus standards
PCA9541A/01 powers up with Channel 0 selected
PCA9541A/03 powers up with no channel selected and either master can take control of the bus
Active LOW interrupt input
2 active LOW interrupt outputs
Active LOW reset input
4 address pins allowing up to 16 devices on the I2C-bus
Channel selection via I2C-bus
Bus initialization/recovery function
Bus traffic sensor
Low Ronswitches
Allows voltage level translation between 1.8 V, 2.5 V, 3.3 V and 5 V buses
No glitch on power-up
Supports hot insertion
Software identical for both masters
Low standby current
Operating power supply voltage range of 2.3 V to 5.5 V 6.0 V tolerant inputs
0 Hz to 400 kHz clock frequency
ESD protection exceeds 2000 V HBM per JESD22-A114, 200 V MM per JESD22-A115, and 1000 V CDM per JESD22-C101
Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA
Packages offered: SO16, TSSOP16, HVQFN16
Applications
High reliability systems with dual masters
Gatekeeper multiplexer on long single bus
Bus initialization/recovery for slave devices without hardware reset
Allows masters without arbitration logic to share resources
供應(yīng)商 | 型號(hào) | 品牌 | 批號(hào) | 封裝 | 庫(kù)存 | 備注 | 價(jià)格 |
---|---|---|---|---|---|---|---|
NXP |
18+ |
QFN |
85600 |
保證進(jìn)口原裝可開17%增值稅發(fā)票 |
詢價(jià) | ||
PH |
24+ |
原廠封裝 |
65250 |
支持樣品,原裝現(xiàn)貨,提供技術(shù)支持! |
詢價(jià) | ||
NXP |
2022+ |
原廠原包裝 |
8600 |
全新原裝 支持表配單 中國(guó)著名電子元器件獨(dú)立分銷 |
詢價(jià) | ||
NXP |
2020+ |
QFN |
3000 |
百分百原裝正品 真實(shí)公司現(xiàn)貨庫(kù)存 本公司只做原裝 可 |
詢價(jià) | ||
NXP/恩智浦 |
24+ |
QFN |
37935 |
鄭重承諾只做原裝進(jìn)口現(xiàn)貨 |
詢價(jià) | ||
NXP/恩智浦 |
24+ |
QFN |
5070 |
全新原裝,價(jià)格優(yōu)勢(shì),原廠原包 |
詢價(jià) | ||
NXP/恩智浦 |
24+ |
NA/ |
4615 |
優(yōu)勢(shì)代理渠道,原裝正品,可全系列訂貨開增值稅票 |
詢價(jià) | ||
PLX |
23+ |
3-4DAYS |
12000 |
全新原裝假一賠十 |
詢價(jià) | ||
PHI |
24+ |
QFN |
80000 |
只做自己庫(kù)存,全新原裝進(jìn)口正品假一賠百,可開13%增 |
詢價(jià) | ||
NXP/恩智浦 |
22+ |
QFN |
12245 |
現(xiàn)貨,原廠原裝假一罰十! |
詢價(jià) |