首頁(yè)>PCAL6416AEVJ>規(guī)格書詳情

PCAL6416AEVJ中文資料NXP數(shù)據(jù)手冊(cè)PDF規(guī)格書

PCAL6416AEVJ
廠商型號(hào)

PCAL6416AEVJ

功能描述

Low-voltage translating 16-bit I2C-bus/SMBus I/O expander with interrupt output, reset, and configuration registers

文件大小

859.95 Kbytes

頁(yè)面數(shù)量

56 頁(yè)

生產(chǎn)廠商 PCAL6416AEVJ
企業(yè)簡(jiǎn)稱

NXP

中文名稱

PCAL6416AEVJ

原廠標(biāo)識(shí)
數(shù)據(jù)手冊(cè)

下載地址一下載地址二

更新時(shí)間

2025-5-28 20:00:00

人工找貨

PCAL6416AEVJ價(jià)格和庫(kù)存,歡迎聯(lián)系客服免費(fèi)人工找貨

PCAL6416AEVJ規(guī)格書詳情

Features and benefits

? I2C-bus to parallel port expander

? Operating power supply voltage range of 1.65 V to 5.5 V

? Allows bidirectional voltage-level translation and GPIO expansion between:

– 1.8 V SCL/SDA and 1.8 V, 2.5 V, 3.3 V or 5 V Port P

– 2.5 V SCL/SDA and 1.8 V, 2.5 V, 3.3 V or 5 V Port P

– 3.3 V SCL/SDA and 1.8 V, 2.5 V, 3.3 V or 5 V Port P

– 5 V SCL/SDA and 1.8 V, 2.5 V, 3.3 V or 5 V Port P

? Low standby current consumption:

– 1.5 μA typical at 5 V VDD

– 1.0 μA typical at 3.3 V VDD

? Schmitt trigger action allows slow input transition and better switching noise immunity

at the SCL and SDA inputs

– Vhys = 0.18 V (typical) at 1.8 V

– Vhys = 0.25 V (typical) at 2.5 V

– Vhys = 0.33 V (typical) at 3.3 V

– Vhys = 0.5 V (typical) at 5 V

? 5 V tolerant I/O ports

? Active LOW reset input (RESET)

? Open-drain active LOW interrupt output (INT)

? 400 kHz Fast-mode I2C-bus

? Internal power-on reset

? Power-up with all channels configured as inputs

? No glitch on power-up

? Noise filter on SCL/SDA inputs

? Latched outputs with 25 mA drive maximum capability for directly driving LEDs

? Latch-up performance exceeds 100 mA per JESD 78, Class II

? ESD protection exceeds JESD 22

– 2000 V Human-Body Model (A114-A)

– 1000 V Charged-Device Model (C101)

? Packages offered: TSSOP24, HWQFN24, VFBGA24, X2QFN24 (LGA, Land Grid Array)

2.1 Agile I/O features

? Software backward compatible with PCA6416A with interrupts disabled at power-up

? Pin-to-pin drop-in replacement with PCA6416A

? Output port configuration: bank selectable push-pull or open-drain output stages

? Interrupt status: read-only register identifies the source of an interrupt

? Bit-wise I/O programming features:

– Output drive strength: four programmable drive strengths to reduce rise and fall times

in low-capacitance applications

– Input latch: Input Port register values changes are kept until the Input Port register is

read

– Pull-up/pull-down enable: floating input or pull-up/pull-down resistor enable

– Pull-up/pull-down selection: 100 kΩ pull-up/pull-down resistor selection

– Interrupt mask: mask prevents the generation of the interrupt when input changes

state to prevent spurious interrupts

供應(yīng)商 型號(hào) 品牌 批號(hào) 封裝 庫(kù)存 備注 價(jià)格
恩XP
24+
NA/
8735
原廠直銷,現(xiàn)貨供應(yīng),賬期支持!
詢價(jià)
恩XP
24+
24-VFBGA
25000
in stock接口IC-原裝正品
詢價(jià)
恩XP
23+
NA
20094
正納10年以上分銷經(jīng)驗(yàn)原裝進(jìn)口正品做服務(wù)做口碑有支持
詢價(jià)
恩XP
23+
24-VFBGA
9865
原裝正品,假一賠十
詢價(jià)
恩XP
25+
原廠封裝
10280
原廠授權(quán)代理,專注軍工、汽車、醫(yī)療、工業(yè)、新能源!
詢價(jià)
恩XP
23+
NA
6000
原裝現(xiàn)貨訂貨價(jià)格優(yōu)勢(shì)
詢價(jià)
恩XP
25+23+
24-VFBG
52699
絕對(duì)原裝正品現(xiàn)貨,全新深圳原裝進(jìn)口現(xiàn)貨
詢價(jià)
恩XP
21+
400-LFBGA,CSPBGA
6000
進(jìn)口原裝!長(zhǎng)期供應(yīng)!絕對(duì)優(yōu)勢(shì)價(jià)格(誠(chéng)信經(jīng)營(yíng)
詢價(jià)
恩XP
24+
VFBGA-24
1000
市場(chǎng)最低 原裝現(xiàn)貨 假一罰百 可開原型號(hào)
詢價(jià)
恩XP
1822+
24-VFBG
9852
只做原裝正品假一賠十為客戶做到零風(fēng)險(xiǎn)!!
詢價(jià)