TMS320VC5441集成電路（IC）的DSP（數(shù)字信號(hào)處理器）規(guī)格書PDF中文資料

TMS320VC5441屬于集成電路（IC）的DSP（數(shù)字信號(hào)處理器）。由德州儀器制造生產(chǎn)的TMS320VC5441DSP（數(shù)字信號(hào)處理器）數(shù)字信號(hào)處理器是類似于微處理器或微控制器的器件，但區(qū)別在于其內(nèi)部架構(gòu)經(jīng)修改，適用于對(duì)連續(xù)數(shù)據(jù)流連續(xù)執(zhí)行以乘法和加法運(yùn)算為主的算法，而不是以條件邏輯或大量并發(fā)進(jìn)程為主的算法。該器件通常用于諸如音頻或視頻信號(hào)處理等應(yīng)用。

1 TMS320VC5441 Features

532-MIPS Quad-Core DSP Consisting of

Four Independent Subsystems

Each Core has an Advanced Multibus

Architecture With Three Separate 16-Bit

Data Memory Buses and One Program Bus

40-Bit Arithmetic Logic Unit (ALU)

Including a 40-Bit Barrel-Shifter and Two

40-Bit Accumulators Per Core

Each Core has a 17-Bit × 17-Bit Parallel

Multiplier Coupled to a 40-Bit Adder for

Non-Pipelined Single-Cycle Multiply/

Accumulate (MAC) Operations

Each Core has a Compare, Select, and

Store Unit (CSSU) for the Add/Compare

Selection of the Viterbi Operator

Each Core has an Exponent Encoder to

Compute an Exponent Value of a 40-Bit

Accumulator Value in a Single Cycle

Each Core has Two Address Generators

With Eight Auxiliary Registers and Two

Auxiliary Register Arithmetic Units

(ARAUs)

Total 640K-Word × 16-Bit Dual-Access

On-Chip RAM (256K-Word x 16-Bit Shared

Memory and 96K-Word x 16-Bit Local

Memory Per Subsystem)

Single-Instruction Repeat and

Block-Repeat Operations

Instructions With 32-Bit Long Word

Operands

Instructions With 2 or 3 Operand Reads

Fast Return From Interrupts

Arithmetic Instructions With Parallel Store

and Parallel Load

Conditional Store Instructions

Output Control of CLKOUT

Output Control of Timer Output (TOUT)

Power Consumption Control With IDLE1,

IDLE2, and IDLE3 Instructions

Dual 1.6-V (Core) and 3.3-V (I/O) Power

Supplies for Low-Power, Fast Operations

7.5-ns Single-Cycle Fixed-Point Instruction

Twenty-Four Channels of Direct Memory

Access (DMA) for Data Transfers With No

CPU Loading (Six Channels Per

Subsystem)

Twelve Multichannel Buffered Serial Ports

(McBSPs), Each With 128-Channel

Selection Capability (Three McBSPs per

Subsystem)

16-Bit Host-Port Interface (HPI)

Software-Programmable Phase-Locked

Loop (PLL) Provides Several Clocking

Options (Requires External TTL Oscillator)

On-Chip Scan-Based Emulation Logic,

IEEE Standard 1149.1 (JTAG) Boundary-

Scan Logic

Four Software-Programmable Timers

(One Per Subsystem)

Four Software-Programmable Watchdog

Timers (One Per Subsystem)

Sixteen General-Purpose I/Os

(Four Per Subsystem)

Provided in 176-pin Plastic Low-Profile

Quad Flatpack (LQFP) Package

(PGF Suffix)

Provided in 169-ball MicroStar BGA

Package (GGU Suffix)